| A 1.6 GHz non-overlap clock generation with differential clock driver and clock level shifters for GS/s sampling rate pipeline ADCs H Çetinkaya, A Zeki, A Girgin, ED Karabeyoğlu, TC Karalar 2018 25th IEEE International Conference on Electronics, Circuits and Systems …, 2018 | 6 | 2018 |
