Garrett S. Rose
Title
Cited by
Cited by
Year
A survey of neuromorphic computing and neural networks in hardware
CD Schuman, TE Potok, RM Patton, JD Birdwell, ME Dean, GS Rose, ...
arXiv preprint arXiv:1705.06963, 2017
2912017
Fault analysis-based logic encryption
J Rajendran, H Zhang, C Zhang, GS Rose, Y Pino, O Sinanoglu, R Karri
IEEE Transactions on computers 64 (2), 410-424, 2013
2742013
Memristor crossbar-based neuromorphic computing system: A case study
M Hu, H Li, Y Chen, Q Wu, GS Rose, RW Linderman
IEEE transactions on neural networks and learning systems 25 (10), 1864-1878, 2014
2222014
Hardware realization of BSB recall function using memristor crossbar arrays
M Hu, H Li, Q Wu, GS Rose
DAC Design Automation Conference 2012, 498-503, 2012
1602012
Leveraging memristive systems in the construction of digital logic circuits
GS Rose, J Rajendran, H Manem, R Karri, RE Pino
Proceedings of the IEEE 100 (6), 2033-2049, 2011
1192011
Nano-PPUF: A memristor-based security primitive
J Rajendran, GS Rose, R Karri, M Potkonjak
2012 IEEE Computer Society Annual Symposium on VLSI, 84-87, 2012
952012
An energy-efficient memristive threshold logic circuit
J Rajendran, H Manem, R Karri, GS Rose
IEEE Transactions on Computers 61 (4), 474-487, 2012
952012
Design considerations for variation tolerant multilevel CMOS/Nano memristor memory
H Manem, GS Rose, X He, W Wang
Proceedings of the 20th symposium on Great lakes symposium on VLSI, 287-292, 2010
902010
A write-time based memristive PUF for hardware security applications
GS Rose, N McDonald, LK Yan, B Wysocki
2013 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 830-833, 2013
862013
A read-monitored write circuit for 1T1M multi-level memristor memories
H Manem, GS Rose
2011 IEEE International Symposium of Circuits and Systems (ISCAS), 2938-2941, 2011
742011
Nano meets security: Exploring nanoelectronic devices for security applications
J Rajendran, R Karri, JB Wendt, M Potkonjak, N McDonald, GS Rose, ...
Proceedings of the IEEE 103 (5), 829-849, 2015
692015
Design considerations for multilevel CMOS/nano memristive memory
H Manem, J Rajendran, GS Rose
ACM Journal on Emerging Technologies in Computing Systems (JETC) 8 (1), 1-22, 2012
692012
Memristor based programmable threshold logic array
J Rajendran, H Manem, R Karri, GS Rose
2010 IEEE/ACM International Symposium on Nanoscale Architectures, 5-10, 2010
572010
Memristor-based neural logic blocks for nonlinearly separable functions
M Soltiz, D Kudithipudi, C Merkel, GS Rose, RE Pino
IEEE Transactions on computers 62 (8), 1597-1606, 2013
532013
Foundations of memristor based PUF architectures
GS Rose, N McDonald, LK Yan, B Wysocki, K Xu
2013 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH …, 2013
512013
Memristor crossbar based hardware realization of BSB recall function
M Hu, H Li, Q Wu, GS Rose, Y Chen
The 2012 International Joint Conference on Neural Networks (IJCNN), 1-7, 2012
512012
BSB training scheme implementation on memristor-based circuit
M Hu, H Li, Y Chen, Q Wu, GS Rose
2013 IEEE Symposium on Computational Intelligence for Security and Defense …, 2013
482013
Designs for ultra-tiny, special-purpose nanoelectronic circuits
S Das, AJ Gates, HA Abdu, GS Rose, CA Picconatto, JC Ellenbogen
IEEE Transactions on Circuits and Systems I: Regular Papers 54 (11), 2528-2540, 2007
472007
Designing CMOS/molecular memories while considering device parameter variations
GS Rose, Y Yao, JM Tour, AC Cabe, N Gergel-Hackett, N Majumdar, ...
ACM Journal on Emerging Technologies in Computing Systems (JETC) 3 (1), 3-es, 2007
462007
A study of complex deep learning networks on high-performance, neuromorphic, and quantum computers
TE Potok, C Schuman, S Young, R Patton, F Spedalieri, J Liu, KT Yao, ...
ACM Journal on Emerging Technologies in Computing Systems (JETC) 14 (2), 1-21, 2018
452018
The system can't perform the operation now. Try again later.
Articles 1–20