Kishor Sarawadekar
Kishor Sarawadekar
Verified email at iitbhu.ac.in - Homepage
Title
Cited by
Cited by
Year
An efficient pass-parallel architecture for embedded block coder in JPEG 2000
K Sarawadekar, S Banerjee
IEEE Transactions on Circuits and Systems for Video Technology 21 (6), 825-836, 2011
322011
Towards hand gesture based writing support system for blinds
G Modanwal, K Sarawadekar
Pattern Recognition 57, 50-60, 2016
252016
VLSI design of memory-efficient, high-speed baseline MQ coder for JPEG 2000
K Sarawadekar, S Banerjee
Integration 45 (1), 1-8, 2012
152012
An optimized architecture of HEVC core transform using real-valued DCT coefficients
S Chatterjee, K Sarawadekar
IEEE Transactions on Circuits and Systems II: Express Briefs 65 (12), 2052-2056, 2018
142018
Polynomial learning rate policy with warm restart for deep neural network
P Mishra, K Sarawadekar
TENCON 2019-2019 IEEE Region 10 Conference (TENCON), 2087-2092, 2019
132019
Low-cost, high-performance VLSI design of an MQ coder for JPEG 2000
K Sarawadekar, S Banerjee
IEEE 10th INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING PROCEEDINGS, 397-400, 2010
112010
A new dactylology and interactive system development for blind–computer interaction
G Modanwal, K Sarawadekar
IEEE Transactions on Human-Machine Systems 48 (2), 207-212, 2017
102017
A robust wrist point detection algorithm using geometric features
G Modanwal, K Sarawadekar
Pattern Recognition Letters 110, 72-78, 2018
72018
Development of a new dactylology and writing support system especially for blinds
G Modanwal, K Sarawadekar
2016 13th Conference on Computer and Robot Vision (CRV), 362-369, 2016
72016
An FPGA-based architecture of DSC–SRI units specially for motion blind ultrasound systems
R Biswas, K Sarawadekar, S Varna, S Banerjee
Journal of Real-Time Image Processing 10 (3), 573-595, 2015
72015
A Gesture Elicitation Study with Visually Impaired Users
G Modanwal, K Sarawadekar
International Conference on Human-Computer Interaction, 54-61, 2018
62018
Area efficient, high-speed VLSI design for EBCOT block coder in JPEG 2000
K Sarawadekar, S Banerjee
2010 International Conference on Electronics and Information Engineering 2 …, 2010
62010
Efficient VLSI architecture for bit plane encoder of JPEG 2000
K Sarawadekar, S Banerjee
2009 16th IEEE International Conference on Image Processing (ICIP), 2805-2808, 2009
62009
A high speed bit plane coder for JPEG 2000 and it's FPGA implementation
K Sarawadekar, S Banerjee
2009 17th European Signal Processing Conference, 2231-2234, 2009
62009
A decentralized beam selection for mmWave beamspace multi-user MIMO system
R Pal, KP Sarawadekar, KV Srinivas
AEU-International Journal of Electronics and Communications 111, 152884, 2019
52019
WHT and matrix decomposition-based approximated IDCT architecture for HEVC
S Chatterjee, K Sarawadekar
IEEE Transactions on Circuits and Systems II: Express Briefs 66 (6), 1043-1047, 2018
52018
VLSI-DSP based real time solution of DSC–SRI for an ultrasound system
KP Sarawadekar, HB Indana, D Bera, S Banerjee
Microprocessors and Microsystems 36 (1), 1-12, 2012
52012
VLSI implementation of MQ decoder in JPEG2000
OC Kulkarni, K Sarawadekar, S Banerjee
IEEE Technology Students' Symposium, 193-197, 2011
52011
A low cost, constant throughput and reusable 8# x00D7; 8 DCT architecture for HEVC
S Chatterjee, KP Sarawadekar
2016 IEEE 59th International Midwest Symposium on Circuits and Systems …, 2016
42016
Approximated core transform architectures for HEVC using WHT-based decomposition method
S Chatterjee, K Sarawadekar
IEEE Transactions on Circuits and Systems I: Regular Papers 66 (11), 4296-4308, 2019
32019
The system can't perform the operation now. Try again later.
Articles 1–20